What are the minimum CSR required to run Linux on a RISC-V processor?
The privileged ISA spec does not seem to clarify this point.
Minimum CSR requirements to run Linux
369 Views Asked by OYOunis At
1
There are 1 best solutions below
Related Questions in RISCV
- How to change the gem5 RVV vector length
- Restoring division algorithm in Risc V
- RiscV checking if overflow has occurred during multiplication
- How can i get the vector register information in RVV0.7.1 when debugging with QEMU6.2?
- compile masstree from source in riscv64
- How to implement Combination and Permutation in RISC-V
- call a function from header file in C
- What's the difference between the '-' and '.' in the decode of RISCV instructions in QEMU?
- What does madvise() do in virtual memory?
- How can I insert machine code into assembly language?
- Is it possible to manually change page table's PTE value? (xv6, risc-v,c)
- Differentiation of "Vector Load/Store Whole Register Instructions"
- Initializing array in RISC-V. How much space does it need?
- How do i create or edit basic, bmp image using risc-v assembler?
- How to run testbench.v with verilator
Related Questions in RISCV32
- Initializing array in RISC-V. How much space does it need?
- How can compile a .c file with riscv-none-embed-gcc compiler and generate intruction code at every consecutive address?
- OpenOCD failed to read memory
- How can I get clang compiler / lld linker for riscv32 to not use an lui for every memory address in the same range?
- how can my program tell if code is in a interrupt handler?(riscv32)
- How I can retrieve the sp on an risc-v32 without having UB?
- CMake find_path return NOT FOUND
- RISC-V paging: what decides the way the Dirty and Accessed bits are managed?
- Concatenate values to float64 in RISC V
- Pipelining stalls and data-forwarding
- Creating Cache Conflict in assembly
- "Properly" dereferencing pointer to address zero in RISC-V
- Calling Macro in extended assembly
- C code with vector instrinsics for Riscv Vector
- What determines how a 64-bit function argument is split between registers on RISC-V 32?
Trending Questions
- UIImageView Frame Doesn't Reflect Constraints
- Is it possible to use adb commands to click on a view by finding its ID?
- How to create a new web character symbol recognizable by html/javascript?
- Why isn't my CSS3 animation smooth in Google Chrome (but very smooth on other browsers)?
- Heap Gives Page Fault
- Connect ffmpeg to Visual Studio 2008
- Both Object- and ValueAnimator jumps when Duration is set above API LvL 24
- How to avoid default initialization of objects in std::vector?
- second argument of the command line arguments in a format other than char** argv or char* argv[]
- How to improve efficiency of algorithm which generates next lexicographic permutation?
- Navigating to the another actvity app getting crash in android
- How to read the particular message format in android and store in sqlite database?
- Resetting inventory status after order is cancelled
- Efficiently compute powers of X in SSE/AVX
- Insert into an external database using ajax and php : POST 500 (Internal Server Error)
Popular # Hahtags
Popular Questions
- How do I undo the most recent local commits in Git?
- How can I remove a specific item from an array in JavaScript?
- How do I delete a Git branch locally and remotely?
- Find all files containing a specific text (string) on Linux?
- How do I revert a Git repository to a previous commit?
- How do I create an HTML button that acts like a link?
- How do I check out a remote Git branch?
- How do I force "git pull" to overwrite local files?
- How do I list all files of a directory?
- How to check whether a string contains a substring in JavaScript?
- How do I redirect to another webpage?
- How can I iterate over rows in a Pandas DataFrame?
- How do I convert a String to an int in Java?
- Does Python have a string 'contains' substring method?
- How do I check if a string contains a specific word?
A minimum requirement for an operating system would be to be able to service exceptions: external interrupts & software exceptions.
The following two answers may shed some light on this, though will not answer specifically the question of the requirements for linux. I don't know the additional requirements of linux, but we would be thinking about clock/timer, virtual memory, others?
RISC-V Interrupt Handling Flow
Risc-V: Minimum CSR requirements for simple RV32I implementation capable of leveraging GCC