I have a gate-level structual netlist of a design with 40,000 gates and 5000 flipflops in verilog. It is a flattened netlist with no sub-circuits inside. I would like to extract another netlist from this large netlist by deleting a few flip-flops and logic gates. The exported netlist should also be in verilog. I would like to know if an existing tool can do it.
Exporting part of a circuit from a circuit defined as structural netlist in verilog
197 Views Asked by user2823269 At
2
There are 2 best solutions below
Related Questions in VERILOG
- Error message coming up when compiling iVerilog Code
- Communicate/transfer data between two different programs. JAVA & VERILOG
- Spiking neural network on FPGA
- Matrix Multiplication Testbench Yields Inconsistent Results
- Formal verification of state machine with SymbiYosys not giving expected results
- How to compile only the changed files in Verilator?
- 4-bit ALU SLT operation
- How to connect combo code to a module's interface modport?
- 4-bit ALU using 1-bit ALU in verilog
- Is there a difference when using the ternary operator in always and assign statements?
- Verilog Implementation: Detecting Overflow and Rolling Up Result
- IO placement is infeasible error in Vivado
- How do I deploy this polynomial multiplication algorithm to verilog
- always block not always triggering at event
- Multiple modules in FSM and how it's working?
Related Questions in SYNTHESIS
- How to connect combo code to a module's interface modport?
- Xilinx Vivado schematic for if else statements
- Does the synthesis flow always require writing a wrapper? If so, where do the signals that we use as inputs come from?
- Incremental synthesis with yosys
- Why does running Synthesis take the same amount of time every time with Quartus, Vivado and Libero?
- Yosys: how to convert D-latches to FFs and LUTs?
- 2d array structure flattened into registers?
- When designing digital circuits, which is more power efficient, an if-statement or a multiplication (particular case)?
- Synthesis error in Vivado: [Synth 8-3380] loop condition does not converge after 2000 iterations
- Parameterizable FIFO with multiple inputs and outputs?
- Post-synthesis simulation error: unable to find ports due to flattening 2D array ports to 1D
- What is the basis for setting parameter values in the sdc file?
- How to use the command "+incdir+" in synplify script(.tcl) when one verilog file include another verilog file?
- How to know whether a Verilog code can be synthesized?
- Vivado won't synthesize BRAM, making LUT instead
Related Questions in FLIP-FLOP
- HDLBits Dff8p - Reset not working when using a generate loop
- CLOCK_DEDICATED_ROUTE error in creating an RS latch
- SystemVerilog Sequential Circuits Coding Style
- How to correct this error "Illegal reference to net q"?
- Trying to design an 8-bit reloadable down counter
- Why do we have to add a "clr" (clean input wire) while forming a T flip-flop in Verilog with Vivado?
- Edge triggered flip flop behaving like a transparent latch when sensitivity list has two rising edges
- Number of flip flops generated in Verilog code
- JK-Flip Flop: K-Map to find the Value of Next State (Qn+1)
- Finding the result after N clocks states
- D-latch time diagram with preset and clear?
- This says its having two 2bit inputs so how to find the truth table
- How to simplify sequential logic design by eliminating nested if-else statements
- Register values not showing at the correct time in testbench simulation
- If the PC register is simultaneously read and written, does its read data contain the previous data or the newly-written data?
Related Questions in NETLIST
- Parsing struct into struct using boost spirit
- X propagation in gate level simulation
- CADENCE spectre input format (section and library keywords)
- how can output data from a rawfile or svg?
- write_verilog without instance names in Yosys
- Python - Remove the last character in a netlist file
- Importing from Yosys, combinatorial logic directed graph into boost graph library
- How to edit and test a verilog netlist
- How to seperate a line in a txt file to components C++
- Is it possible to have two instance have same name in the netlist?
- No output from spice simulation via netlist with Xyce
- How to define a custom cell for netlist synthesis?
- How to merge synthesis results in Vivado
- Number of active netlists exceeds limit
- Data extraction from netlist line by line using perl
Trending Questions
- UIImageView Frame Doesn't Reflect Constraints
- Is it possible to use adb commands to click on a view by finding its ID?
- How to create a new web character symbol recognizable by html/javascript?
- Why isn't my CSS3 animation smooth in Google Chrome (but very smooth on other browsers)?
- Heap Gives Page Fault
- Connect ffmpeg to Visual Studio 2008
- Both Object- and ValueAnimator jumps when Duration is set above API LvL 24
- How to avoid default initialization of objects in std::vector?
- second argument of the command line arguments in a format other than char** argv or char* argv[]
- How to improve efficiency of algorithm which generates next lexicographic permutation?
- Navigating to the another actvity app getting crash in android
- How to read the particular message format in android and store in sqlite database?
- Resetting inventory status after order is cancelled
- Efficiently compute powers of X in SSE/AVX
- Insert into an external database using ajax and php : POST 500 (Internal Server Error)
Popular # Hahtags
Popular Questions
- How do I undo the most recent local commits in Git?
- How can I remove a specific item from an array in JavaScript?
- How do I delete a Git branch locally and remotely?
- Find all files containing a specific text (string) on Linux?
- How do I revert a Git repository to a previous commit?
- How do I create an HTML button that acts like a link?
- How do I check out a remote Git branch?
- How do I force "git pull" to overwrite local files?
- How do I list all files of a directory?
- How to check whether a string contains a substring in JavaScript?
- How do I redirect to another webpage?
- How can I iterate over rows in a Pandas DataFrame?
- How do I convert a String to an int in Java?
- Does Python have a string 'contains' substring method?
- How do I check if a string contains a specific word?
You may use synthesis tools like Design Compiler (from Synopsys) or RTL compiler (from Cadence) to import the netlist, delete gates (e.g. from a tcl-script) and write out the modified netlist.
I'm sure that there are also lots of other tools that can be used for this purpose, so it also depends on your availability of these tools, and of course preferences in terms of which tools you know how to use.