DEVHIDE
Login Or Sign up

List Question

20
49
Views

How to connect combo code to a module's interface modport?

Published on
#verilog #system-verilog #synthesis
98
Views

Xilinx Vivado schematic for if else statements

Published on
#if-statement #system-verilog #xilinx #vivado #synthesis
19
Views

Does the synthesis flow always require writing a wrapper? If so, where do the signals that we use as inputs come from?

Published on
#synthesis #register-transfer-level #synopsys-vcs
88
Views

Incremental synthesis with yosys

Published on
#scripting #verilog #synthesis #yosys
99
Views

Why does running Synthesis take the same amount of time every time with Quartus, Vivado and Libero?

Published on
#fpga #vivado #quartus #synthesis
34
Views

Yosys: how to convert D-latches to FFs and LUTs?

Published on
#fpga #synthesis #yosys
32
Views

2d array structure flattened into registers?

Published on
#verilog #synthesis
88
Views

When designing digital circuits, which is more power efficient, an if-statement or a multiplication (particular case)?

Published on
#verilog #synthesis
80
Views

Synthesis error in Vivado: [Synth 8-3380] loop condition does not converge after 2000 iterations

Published on
#verilog #vivado #synthesis
153
Views

Parameterizable FIFO with multiple inputs and outputs?

Published on
#verilog #system-verilog #hardware #synthesis
139
Views

Post-synthesis simulation error: unable to find ports due to flattening 2D array ports to 1D

Published on
#verilog #simulation #system-verilog #vivado #synthesis
143
Views

What is the basis for setting parameter values in the sdc file?

Published on
#synthesis
270
Views

How to use the command "+incdir+" in synplify script(.tcl) when one verilog file include another verilog file?

Published on
#verilog #fpga #vivado #synthesis #synplify
115
Views

How to know whether a Verilog code can be synthesized?

Published on
#verilog #synthesis
217
Views

Vivado won't synthesize BRAM, making LUT instead

Published on
#verilog #xilinx #vivado #synthesis #zynq
231
Views

Vivado linter: inferred latch for signal 'out_reg'

Published on
#verilog #vivado #synthesis
144
Views

Flip flop reset with ternary operator instead of if-else statement

Published on
#verilog #system-verilog #synthesis #register-transfer-level
351
Views

Setting values in an initial block in Verilog

Published on
#verilog #system-verilog #synthesis
114
Views

Can synthesizers pay attention to intentional 'Z' at compile time?

Published on
#verilog #vhdl #fpga #synthesis
206
Views

How to make the data_flow control of a matrix multiplier synthesizable?

Published on
#verilog #system-verilog #synthesis

Trending Questions

Popular # Hahtags

javascript python java c# php android html jquery c++ css ios sql mysql r reactjs node.js arrays c asp.net json

Popular Questions

.

Copyright © 2021 Jogjafile Inc.