I'm using zynq7000 family fpga, i want to write data from my fpga to micron ddr3 sdram memory without using PS logic (only using PL) I'm new to memory based designs may i get any help to design the logic using PL or any references. Thanks in advance.
How to Write data from FPGA to DDR3 memory without PS Logic
1.2k Views Asked by manu At
1
There are 1 best solutions below
Related Questions in FPGA
- uart in vhdl send a string
- A FPGA Project Proposal where I can use both PS and PL
- IO placement is infeasible error in Vivado
- Why RTOS is needed for FPGA based real-time embedded system?
- Padding zeros with std_logic_vector results in Implementation Error
- How to write into 12 addresses at the same cycle in vivado and still be recognized as BRAM
- PLL not showing output on ModelSim
- Using FPGA to sample and filter audio based off switch selection
- Why is there no output from the verilog test bench?
- Freeze after two subsequent software resets for Zynq 7000 FPGA (with SoC)
- Verilog module always going to default case when assigning value to input
- Where do I find the Xilinx xc7z007sclg400-1 master constaint file?
- Failed to use memory bits in fpga
- How to increase baudrate on Device Manager Windows?
- Gate-Level Sim: Hold time violation between testbench and first registers?
Related Questions in XILINX
- Substitution to DirectFB Library
- VHDL Error - Washing Machine - unresolved signal is multiply driven
- Where do I find the Xilinx xc7z007sclg400-1 master constaint file?
- Can SYSCLK be included in FPGA Xilinx vivado testbenches?
- Are FPGA GPIOs capable enough to read bits at a high rate (26Mbps)? If not, what is a possible way?
- u-boot stuck at starting kernel for zybo z7
- embedded linux buildroot how to work with axi-gpio?
- buildroot for zedboard, how to enable axi-gpio in device tree?
- How to use High Clock Frequency using clock wizard (BuffPll) in xilinx for serial communication?
- how to implement a Vhdl code for 2bit karatsuba algorithm
- Zynq UltraScale+ zcu3eg - coresight trace
- AMD/Xilinx SystemVerilog class variables disappeared in sript vs. project simulation
- Timing closure problems in FIFO
- Xilinx Vivado schematic for if else statements
- Isim not running
Related Questions in XILINX-ISE
- Feeding a file as input to Xilinx ML50x board
- Isim not running
- How to Store User Data to NOR Flash Memory using Xilinx ISE Impact?
- Why does my VHDL countdown timer on Nexys3 FPGA board switch between 59 and 68?
- Russian peasant multiplication in VHDL
- Installation Cannot be performed fix this issue before installing. Virtualization is not enabled in BIOS Please enable before installing?
- How to add integer based vhdl inout signal to ucf file
- Implementing hardware that divides an 8 bit number by 3 (11) in binary
- How to change a register value without adding it to the sensitivity list?
- Machine state does not change output
- How to properly instantiate a module and pass registers to it
- What is the reason behind the warnings (Xst:3015) and how to rectify the same?
- Find Maximum Number present in Verilog array
- Synthesis error of Array Multiplication with an input
- How do you select a range of bits from an expression of registers?
Related Questions in REGISTER-TRANSFER-LEVEL
- How to compile only the changed files in Verilator?
- Output comes 1 clock cycle later than expected
- react testing with rtl, useselector value not getting as expected
- Does the synthesis flow always require writing a wrapper? If so, where do the signals that we use as inputs come from?
- Added new column in laravel users table
- Android RTL support is affected by the flavor's resConfigs
- Find total number of instances of a module from rtl without using tool (python)
- what is the actual and exact meaning of memory mapped terms used in context of register-interfaces in fpga design?
- SystemVerilog FSM enum states
- compilation of bluespec sv
- Why do fault simulation at RTL level?
- Vitis HLS Pointer to Pointer is not supported for variable when initializing struct array
- VHDL signal timing check with signal duration info
- Verilog Coding Not Performing as Expected
- Chisel: Define functions that operate on user defined Bundle types
Trending Questions
- UIImageView Frame Doesn't Reflect Constraints
- Is it possible to use adb commands to click on a view by finding its ID?
- How to create a new web character symbol recognizable by html/javascript?
- Why isn't my CSS3 animation smooth in Google Chrome (but very smooth on other browsers)?
- Heap Gives Page Fault
- Connect ffmpeg to Visual Studio 2008
- Both Object- and ValueAnimator jumps when Duration is set above API LvL 24
- How to avoid default initialization of objects in std::vector?
- second argument of the command line arguments in a format other than char** argv or char* argv[]
- How to improve efficiency of algorithm which generates next lexicographic permutation?
- Navigating to the another actvity app getting crash in android
- How to read the particular message format in android and store in sqlite database?
- Resetting inventory status after order is cancelled
- Efficiently compute powers of X in SSE/AVX
- Insert into an external database using ajax and php : POST 500 (Internal Server Error)
Popular # Hahtags
Popular Questions
- How do I undo the most recent local commits in Git?
- How can I remove a specific item from an array in JavaScript?
- How do I delete a Git branch locally and remotely?
- Find all files containing a specific text (string) on Linux?
- How do I revert a Git repository to a previous commit?
- How do I create an HTML button that acts like a link?
- How do I check out a remote Git branch?
- How do I force "git pull" to overwrite local files?
- How do I list all files of a directory?
- How to check whether a string contains a substring in JavaScript?
- How do I redirect to another webpage?
- How can I iterate over rows in a Pandas DataFrame?
- How do I convert a String to an int in Java?
- Does Python have a string 'contains' substring method?
- How do I check if a string contains a specific word?
The biggest question is this: how is your "micron ddr3 sdram" physically connected to the FPGA? Is it pinned out for the PS-side? Or the PL? There are dedicated pins on the FPGA just for PS side memory. Now, if you absolutely must have PL logic interface with PS memory, then you can open an AXI port on the Zynq PS side to allow PL logic to get at the PS memory space. That's the only way to do it.
On the other hand, if the DDR is correctly pinned out to PL, then you can use the Xilinx Memory Interface Generator (MIG) IP core to build the PL-side logic to interface with it. See here.