DEVHIDE
Login Or Sign up

List Question

20
73
Views

Difference between Flush & sending data out in AMBA ATB?

Published on
#arm #amba
76
Views

How do I tune ARM Socrates NIC QoS Address Latency Target Registers to get balanced bandwidth between two AXI Initiators?

Published on
#arm #qos #amba
130
Views

What is the granularity of the AXI-ACE protocol?

Published on
#protocols #fpga #xilinx #amba
357
Views

I am trying to understand the way I can write a UVM scoreboard for a DUT (arbiter) with multiple masters and one slave

Published on
#system-verilog #verification #uvm #amba
112
Views

Multi-master AXI interface connections

Published on
#system-verilog #uvm #test-bench #amba
206
Views

How to check if write channel in AXI is working fine in my testbench?

Published on
#verification #amba
157
Views

What does "observed" mean here in the AXI standard?

Published on
#arm #master-slave #bus #amba
140
Views

Byte Masking AxiStream: How to mask tdata with tkeep systemverilog

Published on
#verilog #system-verilog #boolean-logic #verification #amba
94
Views

APB Protocol vs Operating States conflict?

Published on
#fsm #amba
3.2k
Views

How is AMBA ACE different from the AXI protocol?

Published on
#arm #amba
406
Views

AHB Bus : Implementing a narrow slave on a wide bus

Published on
#amba
160
Views

Why data cannot be written on base address+1 on ASB

Published on
#protocols #amba
1.1k
Views

How to generate PREADY signal from slave in APB protocol?

Published on
#vlsi #asic #amba
1.9k
Views

MDMA & internal FLASH R/W on STM32H7

Published on
#stm32 #dma #flash-memory #amba #mdma
81
Views

MESI protocol snoop implementation issue

Published on
#caching #mesi #amba
761
Views

Two master components controlling same slave (address assignation), Intel Quartus Prime Platform Designer (Qsys)

Published on
#verilog #fpga #quartus #amba #qsys
146
Views

How to make ACLK centric data transfer

Published on
#fpga #amba
1.4k
Views

Enabled SDRAM bridge of Cyclone V is blocked

Published on
#arm #embedded-linux #fpga #intel-fpga #amba
504
Views

What's the minimum clock cycles number to read and write with AXI4Lite

Published on
#arm #xilinx #hdl #bus #amba
1.4k
Views

AXI4-Stream Position Bytes

Published on
#amba #axi4 #axi4-stream

Trending Questions

Popular # Hahtags

javascript python java c# php android html jquery c++ css ios sql mysql r reactjs node.js arrays c asp.net json

Popular Questions

.

Copyright © 2021 Jogjafile Inc.